Urgent openings for design engineers in chennai

Job DescriptionGood knowledge on Verilog. Language proficiency is expected to be very high.SV exposure is a value addition.Good knowledge in circuit design basicsExpert in integrating processor based SOC. Either the target could be ASIC or FPGA.Exposure to Linting Formal verification is value addition.Simulation (RTL GLS) is must.Experience0-3 YearsLocationChennaisalary18 k -22k incentives DA HRA extratimingday shiftif you are interested calldevi hr9176074708

Share:

Important!

There are a lot of advertisers on Advertigo. We cannot check them one by one.

You work hard for your money and you want a company you can rely on when you are buying or selling things. That’s why we want to help you protect yourself from fraud. In this section, you’ll find informative tips and other useful material to stay informed and help reduce your chances of falling victim to scammers.

Please understand that Advertigo.net is a free service to help buyers and sellers (and etc.) find one another. Advertigo.net is not involved in any transactions and can not police the actions of our many users.